Q.P. Code:16EC5704													R16
Reg. No.													
SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS) M.Tech I Year I Semester Regular & Supplementary Examinations February 2018 VERILOG HDL (VLSI)													
Time:	3 hou	S					(*	51)				Max M	arks: 60
	e nea	•		(Ansv	wer a	ll Five	e Unite	s 5 X	12 =6	0 Ma	rks)		
							UN	IT-I					
1	a. b.	 Explain structure design methodology with the verilog HDL. Write verilog HDC structural model for a full sub tractor using NAND 											
		gates.											
2	2	OR											7M
2	а. b.	Explain about Arrays of Instances in verilog with an example. Write a brief notes on number representation in verilog.											5M
		UNIT-II											
3	a.	What is user defined primitives? Explain combinational behavior of user defined primitives											7M
	b.	Explain conditional operator, operator precedence in VERILOG. OR											5M
4	а.	defined primitives.											7M
	b.	UNIT-III											
5	a.	ç ,											
	b.	Explain behavioral models of finite state machines.											
6	a.	Draw the ASM chart for the dice game and write a program in behavioral models verilog HDL											7M
	b.	6											
7	a.				0			n for p	ost syn	thesis	desig	n verifications.	7M 5M
	b.	Discuss about behavioral synthesis.											
0	_	D	1 (1	,		.1	0				1 10		
8	а. b.												7M 5M
	υ.	UNIT-V											
9	a.												
	b.	 Explain the following. a) Strength reduction by primitives. b) Transistor switch & bi-directional switch 											
		b) Tra	ansisto	or swit	ch & l	oi-dire			ch				5M
	-	W	I			11	O				OC M	OD as $t = 0$	714
10	a. b.	Write a Explai										OR gate? lule?	7M 5M

*** END ***